

Besides of providing isolation, the Delta/Wye or ZigZag transformer also help to reduce certain order of harmonics. The zero-sequence current is also eliminated in the transformer primary side because of three-wire to four-wire conversion of the transformer. Therefore, after using Clarke's transformation to transform variables from stationary abc frame into stationary $\alpha\beta$ frame using equation 1, only α -axis and β -axis variables are required to be controlled.

$$[f_{\alpha\beta 0}] = [T_{\alpha\beta 0}][f_{abc}] \quad (1)$$

where variable f can be currents, voltages, and the transformation matrix is given by

$$T_{\alpha\beta 0} = \frac{2}{3} \begin{bmatrix} 1 & -\frac{1}{2} & -\frac{1}{2} \\ 0 & -\frac{\sqrt{3}}{2} & \frac{\sqrt{3}}{2} \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \end{bmatrix} \quad (2)$$

Digital sliding mode control (DSMC) is used for inner current loop control [16]-[17]. By using inner current loop, the inverter can have the capability of fast current limiting. The DSMC current control loop is implemented in stationary $\alpha\beta$ frame since current loop has much higher bandwidth than voltage loop so higher order harmonics can also be controlled in stationary $\alpha\beta$ frame. Assuming the load current as disturbances, the current loop subsystem can be written in state space form as

$$\dot{\bar{x}} = A\bar{x} + B\bar{u} + E\bar{d} \quad (3)$$

where the states are

$$\bar{x} = \begin{bmatrix} V_{Cqs} \\ V_{Cds} \\ I_{Pqs} \\ I_{Pds} \end{bmatrix}, \bar{u} = \begin{bmatrix} V_{Pqs} \\ V_{Pds} \end{bmatrix}, \text{ and } \bar{d} = \begin{bmatrix} I_{Lqs} \\ I_{Lds} \end{bmatrix} \quad (4)$$

And the coefficients are

$$\bar{A} = \begin{bmatrix} 0 & 0 & \frac{1}{C_p} & 0 \\ 0 & 0 & 0 & \frac{1}{C_p} \\ -\frac{1}{L_s} & 0 & 0 & 0 \\ 0 & -\frac{1}{L_s} & 0 & 0 \end{bmatrix} \quad (5)$$

$$B = \begin{bmatrix} 0 & 0 \\ 0 & 0 \\ \frac{1}{L_s} & 0 \\ 0 & \frac{1}{L_s} \end{bmatrix} \quad (6)$$

$$E = \begin{bmatrix} -\frac{1}{C_p} & 0 \\ 0 & -\frac{1}{C_p} \\ 0 & 0 \\ 0 & 0 \end{bmatrix} \quad (7)$$

The sliding mode surface of the DSMC is chosen as $\bar{s}(k) = C\bar{x}(k) - \bar{I}_{cmdqd}(k)$, and $C\bar{x}(k) = \bar{I}_{fbqd}(k)$. The equivalent control input of the sliding mode control can then be derived as [16]:

$$\bar{u}_{eq}(k) = (CB^*)^{-1} (I_{cmdqd}(k) - CA^*\bar{x}(k) - CE^*\bar{d}(k)) \quad (8)$$

where A^* , B^* and E^* are the discrete forms of the coefficient matrices A , B , and E .

The voltage loop is implemented in synchronous frame with selected harmonics cancellation for both positive and negative sequence components [14]. The simplified voltage regulation block is shown in Fig. 3. The stationary frame voltage error which comes from condenser reference voltage $VCref$ and feedback voltage $VCfb$ is multiplied by the proportional gain (Kp) to create proportional inverter current command which is used to provide fast transient response to the load change.




Fig. 3. Simplified voltage regulation block.

The load current harmonics are normally slowly varying, so the harmonics regulations for individual selected frequencies (for example, fundamental, 3rd, 5th and 7th) are implemented in synchronous frame. The advantage of implementing the harmonics regulation in dq frame is that the control variables are dc components which are easy to control and monitor. The output of each harmonics regulators are added together to create the integral portion of inverter current command. Anti-windup technique and the amplitude limiting for each harmonics regulation output should be used to avoid the overflow of the control current command. A feed forward signal proportional to the load current is also added to the command current in order to provide fast dynamic response to the load change.

Fig. 4 shows the control scheme where gain h is the order of harmonics. Similar function block for the fundamental and harmonics regulations can be used. Positive sequence regulation and negative sequence regulations are both implemented in synchronous frame with integral (I) controller only as shown in Fig. 5. The stationary frame voltage error is first converted in synchronous frame. Then integral controller is used on the synchronous frame voltage error. After that, the synchronous frame current command is transformed back to stationary frame.

An angle offset corresponding to the time of about one to two PWM cycles should be added to compensate the system delay which is important for the compensation of higher order of harmonics. The main disadvantage of using many

harmonics compensators in the control is the computational complexity related to transformation and control for each harmonics. Therefore, a fast processor may be required.




Fig. 4. Control scheme for selected harmonics.




Fig. 5. Integral controller of the voltage in synchronous frame.

III. SIMULATION AND TEST RESULTS

A 125 kW, 480V, 150A inverter based on DSP 320F2812 has been implemented to verify the validation of the proposed control scheme. Fig.6 shows the picture of the 125 kW inverter test setup. The output filter inductor value is 250 μ H, and capacitor value is 270 μ F. The switching frequency is 7500 Hz.



Fig. 6. Picture of the 125kW inverter test setup.

Fig. 7-Fig. 10 show the analyzed current loop and voltage loop transfer functions. The bandwidth of the current loop is

about 2 kHz. The voltage loop has large gains at selected harmonics frequencies.




Fig. 7. Open loop transfer function of the current loop.




Figure 8. Close loop transfer function of the current loop.




Figure 9. Open loop transfer function of the voltage loop.




Fig. 10. Close loop transfer function of the voltage loop.

Fig. 11 and Fig. 12 show the simulation results at nonlinear load and unbalanced load conditions. The results show that the proposed controller has very good performance even at nonlinear and unbalanced load conditions.




Fig. 11. Nonlinear load performance (3-single phase rectify with the load of 3Ω, 4700uF). The voltage THD is 0.77%.




Fig. 12. Unbalance load performance (three-phase voltage unbalance is less than 1%).

Fig. 13 shows the experimental result at active load condition. The switching frequency of the three-phase active rectifier load is also 7500 Hz. The result shows the voltage output is still stable at active load condition. However, it is worth to mention that because of active load especially with the switching frequency is very close to that of the inverter, sub-harmonics may be created which will make the control unstable as shown in Fig. 14 in which the voltage loop gain has been intentionally made very low at low frequency and also the load feed forward has been reduced.

Fig. 15 shows the experimental result at non-linear condition when the output voltage is saturated due to not enough dc bus voltage. Because of the implementation of the anti-windup technique and the amplitude limiting for each harmonics regulation output, when the output voltage is saturated, the output voltage THD will increase but the control can still be stable.




Fig. 13. Measured waveforms at active load condition. (same switching frequency).




Fig. 14. Measured voltage and current waveforms at active load condition when the proportional gain feed forward gain are very low.




Fig. 15. Measured current and voltage waveforms under rectify load condition with output voltage saturation.

IV. CONCLUSION

This paper has described the design of a three-phase four-leg voltage source inverter operating in island mode. An isolation transformer is used to provide isolation and four-wire output. The inner current loop uses high performance DSMC. The voltage loop is implemented in synchronous frame with selected harmonics cancellation for both positive and negative sequence components. The simulation and experimental results of a 125 kW inverter at various operation conditions are presented to verify the validity of the control method.

REFERENCES

- [1] IEC 62040-3: Uninterruptible power systems (UPS) – Part 3: Method of specifying the performance and test requirements, Mar. 2011.
- [2] Takao Kawabata, Takeshi Miyashita, and Yushin Yamamoto, “Dead Beat Control of Three phase PWM inverter”, *IEEE Trans. Power Electronics*, vol.5 no. 1, Jan. 1990, pp.21-28.
- [3] Osman Kukrer, “Deadbeat control of a three-phase inverter with an output LC filter”, *IEEE Trans. Power Electronics*, vol. 11, no. 1, Jan. 1996, pp.16-23.

- [4] A. Kavamura, T.Haneyoshi, and R.G. Hoft, “Deadbeat controlled PWM inverter with parameter estimation using only voltage sensor,” *IEEE Trans. Power Electron.*, vol. 3, pp. 118–124, Apr. 1988.
- [5] Takao Kawabata, Takeshi Miyasita, “digital control of three-phase PWM inverter with LC Filter”, *IEEE Trans. on Power Electronics*, Jan 1991, pp.62-72.
- [6] S. L. Jung, and Y. Y. Tzou, “Sliding mode control of a closed-loop regulated PWM inverter under large load variations,” *IEEE 24th annual power electronics specialists conference*, 1993, pp. 616-622.
- [7] S. L. Jung and Y. Y. Tzou, “Discrete feedforward sliding mode control of a PWM inverter for sinusoidal output waveform synthesis,” *Proc. IEEE Power Electronics Conference*, 1994, pp. 552–559.
- [8] Fernando Botterón and Humberto Pinheir, “A Three-Phase UPS That Complies With the Standard IEC 62040-3,” *IEEE Trans. Industrial Electronics*, vol. 54, no.4, Aug. 2007, pp. 2120-2136.
- [9] J. w. Jung, M. Dai, A. Keyhani, “Optimal Control of Three-Phase PWM Inverter for UPS Systems,” *35th Annual IEEE Power electronics Specialists Conference*, 2004, pp.2054-2059.
- [10] George Weiss, Qing-Chang Zhong, Tim C. Green, and Jun Liang, “H ∞ Repetitive Control of DC-AC Converters in Microgrids,” *IEEE Trans. Power Electronics*, vol.19, no.1, Jan. 2004, pp.219-230.
- [11] G. Escobar, A. A. Valdez, J. Leyva-Ramos, and P. Mattavelli, “Repetitive-Based Controller for a UPS Inverter to Compensate Unbalance and Harmonic Distortion,” *IEEE Trans. Industry Electronics*, vol. 54, no. 1, Feb. 2007, pp.504-510.
- [12] Peng Xiao, Keith A. Corzine, and Ganesh Kumar Venayagamoorthy, “Multiple Reference Frame-Based Control of Three-Phase PWM Boost Rectifiers under Unbalanced and Distorted Input Conditions”, *IEEE Trans. Power Electronics*, vol.23, no.4, July 2008.
- [13] Kyung-Hwan Kim, Nam-Joo Park, and Dong-Seok Hyun, "Advanced Synchronous Reference Frame Controller for Three-phase UPS Powering Unbalanced and Nonlinear Loads", *IEEE 36th Power Electronics Specialists Conference*, 2005. pp.1699 – 1704.
- [14] Paolo Mattavelli, “Synchronous-Frame Harmonic Control for High-Performance AC Power Supplies”, *IEEE Trans. Industry Applications*, vol. 37, no. 3, May/June 2001.
- [15] A. Kulka, T. Undeland, S. Vazquez, L.G. Franquelo, “Stationary frame voltage harmonic controller for standalone power generation,” *2007 European Conference on Power Electronics and Applications*, Sept. 2007, pp.1-10.
- [16] Mohammad N. Marwali, and Ali Keyhani, “Control of Distributed Generation Systems-Part I: Voltages and Currents Control,” *IEEE Trans. Power Electronics*, vol. 19, no. 6, Nov. 2004. Pp.1541-1550.
- [17] Min Dai, Mohammad Nanda Marwali, Jin-Woo Jung and Ali Keyhani, “A Three-Phase Four-Wire Inverter Control Technique for a Single Distributed Generation Unit in Island Mode,” *IEEE Trans. Power Electronics*, vol.23, no.1, Jan. 2008, pp.322-331.